Semiconductors: CMOS — Complementary Logic MCQ

Solve this quality-checked JEE multiple-choice question, then review the correct answer and explanation.

Timer-based practiceDetailed answer reviewMobile-friendly flow

CMOS — Complementary LogicHardQuestion 20259

Question

CMOS inverter uses:

A
Two NMOS transistors
B
Two PMOS transistors
C
One NMOS and one PMOS in complementary arrangement
Correct
D
One bipolar and one MOSFET

Correct answer

One NMOS and one PMOS in complementary arrangement

Explanation

CMOS (Complementary MOS): PMOS connects V_DD to output, NMOS connects output to GND. Input HIGH: NMOS on, PMOS off → output LOW. Input LOW: NMOS off, PMOS on → output HIGH. Near-zero static power consumption because in steady state one transistor is always off.

Review Semiconductors notes Start timed chapter practice